JPH04340237A - 樹脂封止形半導体装置の製造方法 - Google Patents

樹脂封止形半導体装置の製造方法

Info

Publication number
JPH04340237A
JPH04340237A JP18744991A JP18744991A JPH04340237A JP H04340237 A JPH04340237 A JP H04340237A JP 18744991 A JP18744991 A JP 18744991A JP 18744991 A JP18744991 A JP 18744991A JP H04340237 A JPH04340237 A JP H04340237A
Authority
JP
Japan
Prior art keywords
resin
strip
small cross
support plate
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18744991A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0563937B2 (en]
Inventor
Takaaki Yokoyama
隆昭 横山
Yoshiharu Tada
多田　吉晴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanken Electric Co Ltd
Original Assignee
Sanken Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanken Electric Co Ltd filed Critical Sanken Electric Co Ltd
Priority to JP18744991A priority Critical patent/JPH04340237A/ja
Publication of JPH04340237A publication Critical patent/JPH04340237A/ja
Publication of JPH0563937B2 publication Critical patent/JPH0563937B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP18744991A 1991-07-26 1991-07-26 樹脂封止形半導体装置の製造方法 Granted JPH04340237A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18744991A JPH04340237A (ja) 1991-07-26 1991-07-26 樹脂封止形半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18744991A JPH04340237A (ja) 1991-07-26 1991-07-26 樹脂封止形半導体装置の製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP1086912A Division JPH0249445A (ja) 1989-04-07 1989-04-07 樹脂封止形半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPH04340237A true JPH04340237A (ja) 1992-11-26
JPH0563937B2 JPH0563937B2 (en]) 1993-09-13

Family

ID=16206272

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18744991A Granted JPH04340237A (ja) 1991-07-26 1991-07-26 樹脂封止形半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPH04340237A (en])

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008277630A (ja) * 2007-05-01 2008-11-13 Mitsubishi Electric Corp 半導体装置
JP2009176825A (ja) * 2008-01-22 2009-08-06 Asmo Co Ltd 樹脂封止型半導体装置
JP2010108954A (ja) * 2008-10-28 2010-05-13 Shindengen Electric Mfg Co Ltd リードフレーム及び半導体装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008277630A (ja) * 2007-05-01 2008-11-13 Mitsubishi Electric Corp 半導体装置
JP2009176825A (ja) * 2008-01-22 2009-08-06 Asmo Co Ltd 樹脂封止型半導体装置
JP2010108954A (ja) * 2008-10-28 2010-05-13 Shindengen Electric Mfg Co Ltd リードフレーム及び半導体装置

Also Published As

Publication number Publication date
JPH0563937B2 (en]) 1993-09-13

Similar Documents

Publication Publication Date Title
US6841414B1 (en) Saw and etch singulation method for a chip package
US8586419B2 (en) Semiconductor packages including die and L-shaped lead and method of manufacture
US6611047B2 (en) Semiconductor package with singulation crease
US20050139982A1 (en) Method of manufacturing a semiconductor device
JP2001352009A (ja) 半導体装置およびその製造方法
JPH02306639A (ja) 半導体装置の樹脂封入方法
US11469163B2 (en) Low stress asymmetric dual side module
US20220093494A1 (en) Lead frame
CN106463454B (zh) 具有分布式功能系杆的组合夹子
JPH0254665B2 (en])
JPH04340237A (ja) 樹脂封止形半導体装置の製造方法
JP2003037236A (ja) 半導体装置の製造方法、およびこの方法により製造された半導体装置
JPH11330314A (ja) 半導体装置の製造方法及びその構造、該方法に用いるリードフレーム
US20150357266A1 (en) Semiconductor device assembled using two lead frames
JP2016162964A (ja) 半導体装置の製造方法および半導体装置
JPH04211138A (ja) 樹脂封止形半導体装置の製造方法
JPH0249445A (ja) 樹脂封止形半導体装置の製造方法
JPH0451975B2 (en])
JPH0582672A (ja) 半導体装置及びその製造方法
CN222720429U (zh) 混合四方扁平无引线qfn和四方扁平封装qfp集成电路封装
JPH0451976B2 (en])
JPH0451974B2 (en])
JPS60180127A (ja) 樹脂封止型半導体装置の製造方法
JPH0318741B2 (en])
JPH06120270A (ja) 半導体装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees